High Performance, Low Power Architectureof 5-stage FIR Filter using ModifiedMontgomery Multiplier
| dc.contributor.author | Thanmai, T. | |
| dc.contributor.author | Ravindra, JVR | |
| dc.contributor.editor | Pinker, Jiří | |
| dc.date.accessioned | 2020-11-05T14:21:27Z | |
| dc.date.available | 2020-11-05T14:21:27Z | |
| dc.date.issued | 2020 | |
| dc.description.abstract-translated | In the field of VLSI, enhancement is promi-nent. Arithmetic circuits are one of the influential sectorsin today’s end products of electronics, where multipliersare one of the deciding factors of efficiency. Multiplierplays an important role in different applications suchas digital signal processing in which it acts as a keyhardware block. As time rolls down, the technologyexposed the ways for the initiation of many hardwareand software implementations of the faster multipliers.One among them is the Montgomery multiplier. Thefundamental operation in the Montgomery multiplier isthe modular multiplication. It is mainly used in FIRfilters, which in-turn has numerous applications suchas speech analysis, multi-rate signal processing, adaptivefilters, and averaging filters. With the usage of proposedcompressor in the conventional design of the multiplier,the number of transistor count has been declined by asignificant amount and made the design into an optimalarea design. This paper presents a modified Montgomerymultiplier design and its implementation in the5thorderFIR filter. The entire design simulation is carried outusing CMOS and PTL logic in 45 nm technology. Thereis an escalation in the result outcomes, and the multiplierhas an area efficiency of 65% and a power reduction ofabout 68% in comparison with conventional design. | en |
| dc.format | 5 s. | cs |
| dc.format.mimetype | application/pdf | |
| dc.identifier.citation | 2020 International Conference on Applied Electronics: Pilsen, 8th – 9h September 2020, Czech Republic. | en |
| dc.identifier.isbn | 978-80-261-0891-7 (Print) | |
| dc.identifier.isbn | 978-80-261-0892-4 (Online) | |
| dc.identifier.issn | 1803-7232 (Print) | |
| dc.identifier.issn | 1805-9597 (Online) | |
| dc.identifier.uri | http://hdl.handle.net/11025/39929 | |
| dc.language.iso | en | en |
| dc.publisher | Západočeská univerzita v Plzni | cs |
| dc.rights | © Západočeská univerzita v Plzni | cs |
| dc.rights.access | openAccess | en |
| dc.subject | kryptografie | cs |
| dc.subject | Montgomeryho multiplikátor | cs |
| dc.subject | kompresor | cs |
| dc.subject | FIR filtr | cs |
| dc.subject.translated | cryptography | en |
| dc.subject.translated | Montgomery Multiplier | en |
| dc.subject.translated | compressor | en |
| dc.subject.translated | FIR Filter | en |
| dc.title | High Performance, Low Power Architectureof 5-stage FIR Filter using ModifiedMontgomery Multiplier | en |
| dc.type | conferenceObject | en |
| dc.type | konferenční příspěvek | cs |
| dc.type.status | Peer-reviewed | en |
| dc.type.version | publishedVersion | en |
Files
Original bundle
1 - 1 out of 1 results
No Thumbnail Available
- Name:
- 09232853.pdf
- Size:
- 2.69 MB
- Format:
- Adobe Portable Document Format
- Description:
- Plný text
License bundle
1 - 1 out of 1 results
No Thumbnail Available
- Name:
- license.txt
- Size:
- 1.71 KB
- Format:
- Item-specific license agreed upon to submission
- Description: