Design of an ASIC-Based High Speed 32-bit Floating Point Adder
| dc.contributor.author | Deka, Debarshi | |
| dc.contributor.author | Kumar, Navaneeth | |
| dc.contributor.author | Pal, Dipankar | |
| dc.contributor.editor | Pinker, Jiří | |
| dc.date.accessioned | 2021-10-27T09:57:01Z | |
| dc.date.available | 2021-10-27T09:57:01Z | |
| dc.date.issued | 2021 | |
| dc.description.abstract-translated | Advancements in machine-learning algorithms made it necessary to explore fast algorithms for Floating Point operations, addition being most commonly used complex operation involving significant delay and power-consumption. Applications include high-performance computer vision, imaging and deep-learning functions accelerated using dedicated hardware accelerators. This paper proposes a 32-bit Floating Point Adder based on the ‘Far-and-Close-Data-Path Algorithm’ with added optimizations to give a better implementation in terms of overall minimum latency and improved accuracy for certain input cases. The designs have been coded in Verilog, synthesized in Cadence Genus and physically verified with Cadence Innovus in GDSII under ASIC platform | en |
| dc.format | 4 s. | cs |
| dc.format.mimetype | application/pdf | |
| dc.identifier.citation | 2021 International Conference on Applied Electronics: Pilsen, 7th – 8th September 2021, Czech Republic, p. 39-42. | en |
| dc.identifier.isbn | 978–80–261–0972–3 (Print) | |
| dc.identifier.isbn | 978–80–261–0973–0 (Online) | |
| dc.identifier.issn | 1803–7232 (Print) | |
| dc.identifier.issn | 1805–9597 (Online) | |
| dc.identifier.uri | http://hdl.handle.net/11025/45562 | |
| dc.language.iso | en | en |
| dc.publisher | University of West Bohemia | en |
| dc.rights | © University of West Bohemia, 2021 | en |
| dc.rights.access | openAccess | en |
| dc.subject | plovoucí desetinná čárka | cs |
| dc.subject | algoritmus vzdálené a blízké datové cesty | cs |
| dc.subject | kadence rod a innovus | cs |
| dc.subject | Kogge–Stone sčítač | cs |
| dc.subject | barrel shifter | cs |
| dc.subject | hlavní prediktor | cs |
| dc.subject | sčítačka | cs |
| dc.subject | normalizovaná, denormalizovaná a smíšená čísla | cs |
| dc.subject | ASIC | cs |
| dc.subject.translated | ASIC | en |
| dc.subject.translated | Floating Point Adder | en |
| dc.subject.translated | Far and Close Data Path Algorithm | en |
| dc.subject.translated | cadence genus and innovus | en |
| dc.subject.translated | Kogge-Stone adder | en |
| dc.subject.translated | Barrel Shifter | en |
| dc.subject.translated | Leading One Predictor | en |
| dc.subject.translated | compound adder | en |
| dc.subject.translated | normalized, denormalized and mixed numbers | en |
| dc.title | Design of an ASIC-Based High Speed 32-bit Floating Point Adder | en |
| dc.type | konferenční příspěvek | cs |
| dc.type | conferenceObject | en |
| dc.type.status | Peer-reviewed | en |
| dc.type.version | publishedVersion | en |
Files
Original bundle
1 - 1 out of 1 results
No Thumbnail Available
- Name:
- Design_of_an_ASIC-Based_High_Speed_32-bit_Floating_Point_Adder.pdf
- Size:
- 1.02 MB
- Format:
- Adobe Portable Document Format
- Description:
- Plný text
License bundle
1 - 1 out of 1 results
No Thumbnail Available
- Name:
- license.txt
- Size:
- 1.71 KB
- Format:
- Item-specific license agreed upon to submission
- Description: